Atty. Dkt. No. 039153-0363 (F0804)

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Previously Presented) A method of manufacturing an integrated circuit having a T-shaped gate conductor, the method comprising:

providing a gate dielectric layer above a top surface of a substrate;

providing a silicon and nitrogen containing layer above the gate dielectric layer;

providing an oxide layer above the silicon and nitrogen containing layer;

selectively etching the oxide layer to form a first trench in the oxide layer;

selectively etching the silicon and nitrogen containing layer to form a second trench in the silicon and nitrogen containing layer, the second trench being narrower than the first trench and being disposed below the first trench; and

providing a gate conductor material in the first trench and the second trench to form the T-shaped gate conductor.

- 2. (Original) The method of claim 1, further comprising removing the oxide layer.
- 3. (Original) The method of claim 2, further comprising:
 removing portions of the silicon and nitrogen containing layer, whereby a pair of
 spacers remain underneath the gate conductor material in the first trench.
- 4. (Original) The method of claim 3, wherein the gate conductor material is removed by a polishing process.
 - 5-8 (Cancelled)

Atty. Dkt. No. 039153-0363 (F0804)

- 9. (Original) The method of claim 1, wherein a width of the first trench is at least 250 Å and less than 1600 Å.
- 10. (Original) The method of claim 9, wherein the width of the second trench is at least 400 Å and less than 2100 Å.
 - 11. (Cancelled)
 - 12. (Cancelled)
 - 13. (Cancelled)
 - 14. (Cancelled)
- 15. (Previously Presented) A method of manufacturing a T-shaped gate conductor for an integrated circuit, the method comprising:

providing a first layer above a gate dielectric layer, the gate dielectric layer being above a substrate, the first layer including silicon and nitrogen;

providing a second layer above the first layer;

selectively etching a first aperture in the second layer by etching;

selectively etching a second aperture in the first layer utilizing an etching process, wherein the second aperture is narrower than the first aperture;

filling the first aperture and the second aperture with a gate conductor material; and

removing the gate conductor material above the second layer, thereby leaving the T-shaped gate conductor in the first and second aperture.

16. (Previously Presented) The method of claim 15, wherein: the second layer is an oxide layer.

-3-

Application Serial No. 09/900,986

Atty, Dkt. No. 039153-0363 (F0804)

- 17. (Original) The method of claim 16, wherein the gate conductor material is doped or undoped polysilicon material.
 - 18. (Cancelled)
- 19. (Previously Presented) The method of claim 16, wherein the gate conductor material is silicided.
 - 20. (Original) The method of claim 16, wherein the oxide layer is silicon dioxide.
- 21. (Currently Amended) The method of claim 1, wherein the gate dielectric layer is silicon dioxide.
 - 22. (Cancelled)
- 23. (Currently Amended) The method of claim 15, wherein the gate dielectric layer is silicon dioxide.
 - 24. (Cancelled)